Efficient barrier synchronization for 2D meshed NoC-based many-core processors

نویسندگان

  • Lovic Gauthier
  • Farhad Mehdipour
  • Koji Inoue
  • Shinya Ueno
  • Hiroshi Sasaki
چکیده

Network-on-Chip (NoC) based many-cores are becoming popular due to their high scalability compared to traditional bus-based architectures. However they still lack software tailored to their specificities. In this paper we propose several techniques for tailoring and combining barrier synchronizations in order to take advantage of the 2D-meshed NoCs. Experimental results show that our combined barriers achieve often twice shorter delays than state of the art barriers.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An overview about Networks-on-Chip with multicast suppor

Modern System-on-Chip (SoC) platforms typically consist of multiple processors and a communication interconnect between them. Network-on-Chip (NoC) arises as a solution to interconnect these systems, which provides a scalable, reusable, and an efficient interconnect. For these SoC platforms, multicast communication is significantly used for parallel applications. Cache coherency in distributed ...

متن کامل

A Transparent Approach on 2D Mesh Topology using Routing Algorithms for NoC Architecture

Now days, as per the recent studies, the development of integration technology, System on-Chip (SoC), has large number of transistor. NoC has been proposed as a highly structured and scalable solution to address communication problems in SoC. As the microprocessor industry is moving from single-core to multicore architectures, which require efficient communications processors. Also both SoC and...

متن کامل

Power and Performance Comparison of Electronic 2D-NoC and Opto-Electronic 2D-NoC

Nowadays, increasing emerging application complexity and improvement in process technology have enabled the design of many-core processors with tens to hundreds of cores on a single chip. Photonic Network-on-Chips (PNoCs) have recently been proposed as an alternative approach with high performance-per-watt characteristics for intra-chip communication. In this thesis, we present a performance ex...

متن کامل

Partitioning and Task Transfer on NoC-based Many-Core Processors in the Avionics Domain

Networks-on-Chip (NoC) based many-core processors can not only increase system performance but also allow the integration of multiple functions on a single hardware platform. To consolidate functionality on many-core systems in safety-critical domains software partitioning is required to avoid the propagation of faults due to the use of shared resources. In this paper we propose extensions to w...

متن کامل

A Hexagonal Processor and Interconnect Topology for Many-Core Architecture with Dense On-Chip Networks

Network-on-Chips (NoCs) are used to connect large numbers of processors in many-core processor architecture because they perform better than less scalable methods such as global shared buses. Among all NoC design parameters, NoC topologies define how nodes are placed and connected and greatly affect the performance, energy efficiency, and circuit area of many-core processor arrays. Due to its s...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012